NRF_24L01.H 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /******************************************************************************/
  2. /* -- 深圳安信可科技有限公司 -- */
  3. /*
  4. // 文件名:main
  5. // 说明:
  6. // 编写人员:
  7. // 编写日期:
  8. // 程序维护:
  9. // 维护记录:
  10. //
  11. //
  12. */
  13. // 免责声明:该程序仅用于学习与交流
  14. // (c) Anxinke Corporation. All rights reserved.
  15. /******************************************************************************/
  16. #ifndef _BYTE_DEF_
  17. #define _BYTE_DEF_
  18. #include "N76E003.h"
  19. #include "SFR_Macro.h"
  20. #include "Function_define.h"
  21. #include "Common.h"
  22. #include "Delay.h"
  23. #include <stdbool.h>
  24. //typedef unsigned char BYTE;
  25. #define TX_ADR_WIDTH 5 // 5 bytes TX(RX) address width
  26. #define TX_PLOAD_WIDTH 32 // 32 bytes TX payload
  27. #define READ_REG 0x00 // Define read command to register
  28. #define WRITE_REG 0x20 // Define write command to register
  29. #define RD_RX_PLOAD 0x61 // Define RX payload register address
  30. #define WR_TX_PLOAD 0xA0 // Define TX payload register address
  31. #define FLUSH_TX 0xE1 // Define flush TX register command
  32. #define FLUSH_RX 0xE2 // Define flush RX register command
  33. #define REUSE_TX_PL 0xE3 // Define reuse TX payload register command
  34. #define NOP 0xFF // Define No Operation, might be used to read status register
  35. //***************************************************//
  36. // SPI(nRF24L01) registers(addresses)
  37. #define CONFIG 0x00 // 'Config' register address
  38. #define EN_AA 0x01 // 'Enable Auto Acknowledgment' register address
  39. #define EN_RXADDR 0x02 // 'Enabled RX addresses' register address
  40. #define SETUP_AW 0x03 // 'Setup address width' register address
  41. #define SETUP_RETR 0x04 // 'Setup Auto. Retrans' register address
  42. #define RF_CH 0x05 // 'RF channel' register address
  43. #define RF_SETUP 0x06 // 'RF setup' register address
  44. #define STATUS 0x07 // 'Status' register address
  45. #define OBSERVE_TX 0x08 // 'Observe TX' register address
  46. #define CD 0x09 // 'Carrier Detect' register address
  47. #define RX_ADDR_P0 0x0A // 'RX address pipe0' register address
  48. #define RX_ADDR_P1 0x0B // 'RX address pipe1' register address
  49. #define RX_ADDR_P2 0x0C // 'RX address pipe2' register address
  50. #define RX_ADDR_P3 0x0D // 'RX address pipe3' register address
  51. #define RX_ADDR_P4 0x0E // 'RX address pipe4' register address
  52. #define RX_ADDR_P5 0x0F // 'RX address pipe5' register address
  53. #define TX_ADDR 0x10 // 'TX address' register address
  54. #define RX_PW_P0 0x11 // 'RX payload width, pipe0' register address
  55. #define RX_PW_P1 0x12 // 'RX payload width, pipe1' register address
  56. #define RX_PW_P2 0x13 // 'RX payload width, pipe2' register address
  57. #define RX_PW_P3 0x14 // 'RX payload width, pipe3' register address
  58. #define RX_PW_P4 0x15 // 'RX payload width, pipe4' register address
  59. #define RX_PW_P5 0x16 // 'RX payload width, pipe5' register address
  60. #define FIFO_STATUS 0x17 // 'FIFO Status Register' register address
  61. #define STA_MARK_RX 0X40
  62. #define STA_MARK_TX 0X20
  63. #define STA_MARK_MX 0X10
  64. #define IRQ P11
  65. #define CE P14
  66. #define CSN P15
  67. #define SCK P12
  68. #define MOSI P13
  69. #define MISO P10
  70. //***************************************************************//
  71. // FUNCTION's PROTOTYPES //
  72. /****************************************************************
  73. void SPI_Init(BYTE Mode); // Init HW or SW SPI
  74. BYTE SPI_RW(BYTE byte); // Single SPI read/write
  75. BYTE SPI_Read(BYTE reg); // Read one byte from nRF24L01
  76. BYTE SPI_RW_Reg(BYTE reg, BYTE byte); // Write one byte to register 'reg'
  77. BYTE SPI_Write_Buf(BYTE reg, BYTE *pBuf, BYTE bytes); // Writes multiply bytes to one register
  78. BYTE SPI_Read_Buf(BYTE reg, BYTE *pBuf, BYTE bytes); // Read multiply bytes from one register
  79. *****************************************************************/
  80. //void NRF24L01_SPI_Init ( BYTE Mode ); // Init HW or SW SPI
  81. uchar SPI_RW ( BYTE byte ); // Single SPI read/write
  82. uchar SPI_Read ( BYTE reg ); // Read one byte from nRF24L01
  83. uchar SPI_RW_Reg ( BYTE reg, BYTE byte ); // Write one byte to register 'reg'
  84. uchar SPI_Write_Buf ( BYTE reg, BYTE *pBuf, BYTE bytes ); // Writes multiply bytes to one register
  85. uchar SPI_Read_Buf ( BYTE reg, BYTE *pBuf, BYTE bytes ); // Read multiply bytes from one register
  86. void init_nrf24l01_io ( void );
  87. void ifnnrf_rx_mode ( void );
  88. void ifnnrf_tx_mode ( void );
  89. void ifnnrf_CLERN_ALL();
  90. extern idata unsigned char tx_buf[];
  91. extern idata unsigned char rx_buf[];
  92. extern unsigned char bdata sta;
  93. #endif